Sorry, you need to enable JavaScript to visit this website.

Editing wrapper file in VHDL

1 post / 0 new
przedmarancz's picture
Editing wrapper file in VHDL

I was going through the tutorial Zynq design from scratch, Part 17( ), and I got stuck while editing wrapper file and adding my custom logic, could anyone explain how to modify this file in VHDL design, please? Im trying to attach a PWM with clk and dutycycle inputs and pwm_out output: