Sorry, you need to enable JavaScript to visit this website.

PCIe End Point Reference Design

Unsolved
1 post / 0 new
zedman2000's picture
zedman2000
Moderator(2)
PCIe End Point Reference Design

Hi there, I wanted to let everyone know that a new design has been posted for the PicoZed 7030 SOM. It is a PCIe End Point Reference Design! It is similar to the design that we provide for the Mini-Module Plus. You can locate this design posted on the PicoZed FMCv2 Carrier Card Reference Design page: http://picozed.org/support/design/13076/106 At this time, we are not able to post the same design for the PicoZed 7015 SOM. There is a slight difference with the internals of the chip and we are having some issues closing timing. We are in contact with Xilinx and are working towards a solution. In the mean time, we have another reference design that is being updated for Vivado 2016.4 and will be posted shortly. As of this post, there is a Vivado 2014.4 version posted. This design is called the PCIe PIO Demo. It uses the PicoZed FMCv1 Carrier Card with either a PicoZed 7015 or a PicoZed 7030 SOM. With a PIN change in the constraints file, it will also run with a PicoZed FMCv2 Carrier Card! You can locate that design under the PicoZed FMCv1 Carrier Card Reference Design page: http://picozed.org/support/design/4701/76 --Dan