Sorry, you need to enable JavaScript to visit this website.

Zynqgeek Blog

Hello Zynq'ers!  This blog post will be walk you through a very basic (base) Zynq design using Vivado IP Integrator (IPI).  This post is the equivalent of the PlanAhead/EDK based flow blog post found here.  With the introduction of Vivado 2013.2, Zynq is fully supported within Vivado and IPI (definitely a game changer, and you are about to find out why).

Note: this tutorial was done on a i5 (laptop) with 8GB of ram running Windows 7 64 bit.

 Today, June 19th, 2013 Xilinx released version 2013.2 of their Vivado Design Suite. This release is particularly exciting because version 2013.2 adds to it Zynq support! YES!

 

A great question was posted by maw41 on the forums today: http://zedboard.org/content/onboard-ethernet-fpga

maw41 wanted to know if he could pull the signals for the Ethernet MAC within the Processing System (PS) of the Zynq-7000 AP SoC device, out through the Programmable Logic (PL).  The answer is yes!

I thought I would take this opportunity though to talk about how to move signals from the MIO pins (those that are dedicated to the MIO Bank) to the EMIO pins (those that are available to the PL).

 

How to understand Zynq Pins! WooHoo!

 
A good question came up on the forums today by user atkarapa asking about MIO pins on the Zynq-7000.  So let's take a little bit of time going through what pins map to where, and get familiar with the naming schema that Xilinx uses for it's pins.
 

Last week Xilinx released the newest version of their tools, revisioned at 2012.3 (14.3).  I thought I would take a few minutes here to discuss a few things about Xilinx's tools, and how they are versioned.

 

Get to know the players

First let's get some nomenclature down:

 

ISE

ISE has been the primary Integrated Development Environment (IDE) for Xilinx for several years.  It is has been the primary launch point for all Real Time Logic (RTL) based projects

 

EDK

Hello There!
Well if you've found yourself here, then the move to the zedboard.org site was successful!  The nice folks over at Avnet were awesome enough to give me some website on the zedboard.org website, and well, here I am!

Check back soon for more blog posts!

I had a few questions about Warnings so I thought I would post a hopefully concise answer here.

Often it is the case that you will be designing hardware in either VHDL, Verilog, or Schematic Capture and when synthesizing that design you will receive a series of warnings.

First, it is always important to read through all messages that the tools provide, as it will both give you a better understanding of the tools as well as what they are doing.  This will lead to a better functional understanding of how your design is behaving both in simulation and in live silicon.

This is the second in the series of a Deep Dive into the Xilinx tool called PlanAhead.  Check out part 1 here.

So you want to be a hardware designer hu?  Cool.  Well we better get started right away!